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Abstract
A new silicon-based single-electron memory cell is presented
for use as a high-speed RAM. Novel architectme and operation
schemes are evaluated by conducting Monte Carlo  single-
electron simulations. By performing transient  waveform
analysis. a lugh-speed  write operation IS demonstrated  with a
wnte time shorter than IO nsec.
L-SEM (Lateral Single Electron  xemory) cell
The L-SEM architecture is mtended to achieve high-speed write
operanons comparable to  DRAM operation. In this new
memory-cell (see Fig.l(a)), an m-plane MTJ Multiple Iunnel
,!unctionl [I] is mtegmted into the gate of a MOSFET (Metal-
QxideSermconductorm), and the write operation  IS achieved
by the electrons tunnelling through the MTJ between the word
electrode and the memory node.
The lateral size of the T-shaped memory node region may be
chosen of the order of a few tens of nanometers to meet the
current lithography conditions. Therefore. the single-electron
memory operation is  generahsed in the L-SEM cell by
employmg CB (coulomb Blockade) due to multiple electrons
ranging from a few to a few tens rather than purely one. The
stored memory node voltage is sensed by monitonng the current
through the MOS channel induced under the memory node. The
memory-cell array consists of one L-SEM device connected to
the source. data and word lines (Fig. I(b)).
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This is a different operation principle from those of other
quantum-dot single electron memory cells [2]-[4] where charge
injection is done between the MOS channel and the nanometre-
scale memory node through the gate oxide. These quantutnQt
memory cells are classified as non-volatile memory, and have in
general long data retention times. However. the  wnte’etase
operations of these memory cells are inherently slow, typically
ranging from 10” to IO” seconds. since the operations rely on
the Fowler-Noniheim  runnelling currents through a solid oxide
barrier under large elecmc  fields.
The L-SEM cell structure with the MTJ has several advantages.
Firstly. it enables larger tunnelling currents. resulting in faster
charging  1 discharging operations. Secondly. because of its gain
cell nature, the L-SEM overcomes the inherent  low-noise-
margin issue of the conventional  one-nansistorione-capacitor
(1-T) DRAM  ceils. Thirdly, the use of the MTJ suppresses the
leakage current due to co-tunnelling. Finally, the cumbemome
off* charge effects may be reduced: this issue will be discussed
in the last section of this paper.
In this work the cell structure was first designed by using a 2D
capacitance simulator. Second the I-V characteristics of the key
MTJ were simulated to evaluate the Coulomb gap. and finally
full memory sequences were simulated by  usmg a single-
electron circuit analysis simulator  [S]. Figure 2 shows the cycle
timing diagram for the common source Vs and data Vy voltage,
Vsy, and word voltage, VW. for writing the ‘0’ and ‘1’
sequences.
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When such a voltage sequence is applied. the L-SEM shows
node voltage hysterests as shown in Fig. 3. The simulatton  was
done at 4.2K for an L-SEM with a j-nm-dot MTJ and for zero
tnmming gate bias. For writmg ‘0’ (right-hand side). a positive
bias of 0.1 V is first applied to both the source and data
electrodes. A negative voltage pulse of -0. I2 V is then applied
to the word to inject electrons mto the memory node? AAer a
positive word voltage pulse of 0.12 V is apphed. the source arl
data voltages are finally turned off to zero. and the operation
point moves to the final state ‘0’. For writing  ‘ 1’ (let?-hand
side), a negative bias of -0.1 V  IS first applied to both the
source and data electrodes, and other sequences are the same as
those for writing ‘0’.
The upper and lower branches of the hysteresis correspond to
+3Se (the absence of 35 electrons) and -35e (the presence of 35
electrons) charge states. respectively. The  stze of the hysterests
may be varied by tuning the tnmming gate  btas. The full
sequences for writing ‘0’ and ’ 1’ selectively to the cell M,, are
summarised in army  circtmdtagmms tn Fqs. 4 and 5. The
memory-cell consists of one L-SEM  devtce connected to the
source&data  lmes and word lure. In Ftg. 4 the left column
shows the sequences to write  ‘0’ selecttvely to the memory-cell
M, ,. Fust a positive btas of 0.1 V IS applted to both the source
and data lines connected to M, , The right column deptcts the
operation point of the memory indtcated in (VmdC.  V,,) space. ln
this representation the negative voltage pulse of -0. I2 V apphed
to the word line shifts the blockade region downwards. Under
these circumstances.  smce the operatton  pomt IS outside the
blockade regton. it can not stay here and so moves to Inside.
Third. the positive word voltage pulse of 0.12  V is applied and
this operation point remains to stay  m the same place. Fina,lIy.
the source and data voltages are turned off to zero. and the
opetatton point moves to the final state ‘0’.
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High-speed write operation of  L-SE\1
Transient memory node voltages were next  mvesttgated  to
evaluate the  nnte time of the L-SEM. In  FIN. 6. the cycle
ttmrng dtaprams  for Vsy and Vu (Figs. 6(a) and (b)). and the
ttmc-dependence of the memory node voltage (solid Ime) and the
correspondmg  number of electrons stored on the memory node
(broken  lure) are shoun for the same wrote ‘0’ and ’ 1. sequences
(Fig. 6(c)). Vsy and VW were chosen to be 100 and 180 m\‘.
respectively.
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Fast switching is achieved between high and low levels WI&I a
switching time as short as 10 nsec. Details of  discrensed
chargmg’discharging  steps can be seen in Fig. 6. We
investigated the effects of the word voltage pulse height on
these write operations. Figure 7 (a) shows the transient of the
memory-node voltage for various values of Vw. It can be seen
that the switching becomes faster with increasing VW since a
larger VW results in a larger tunnelling current through the
MTJ. leading to faster charging-up. In Fig. 7(b). the switching
time tTHL is plotted as a function of VW. The switching occws
above a certain threshold voltage and then  tTHL decreases  rapnily.
This IS because a larger tunnelling current flows with increasmg
VW over the critical voltage. and  t,,.,, approaches the limit
determined by Cr R. it can be seen that trHL can be redu& to
less than 10 nsec for the present  S-nm-islands  L-SEM cell
structure
F....i....i i .... 1.’ 1
0  loo  200 300 4ca 500
Time (IIS)
I
0 100 2cul 300 600 500
Time (nr)
FIG p C_wle tlmlng dragrams and tb)) and correspondrng
rransretinr memory node voltage and eleccrron number srored on the
memory node (tc))jor  wnfe sequences
An alternative L-SEM cell structure with a  2D network tunnel
junction (NTJ) (see Fig.8(a))  was also examined to achieve a
further improvement of the write operation. Larger tunnel
currents are expected for the NTJ structure simply because the
channel width is effectively increased. Such XTJ structures may
be realised  in metal-dot tunnel junction devices. An equivalent
circuit is shown in Fig. 8(b) for a 6 x 7 tunnel junction army.
The I-V characteristics and t,,-Vw dependence simulated for the
L- SEM with 2x2-r&-island  NTJ are show in Figs. 9(a) and
(b), and compared with the results for 2x2-tin?-island MTJ
shown in Fig. 9(b).
The runnelling current becomes a few times larger by
employing an  NTJ simply because of the  re&ecl tunnel
resistance. This results in a shoner switching time (Fig. 9(b)).
A switching time as short as 2  nsec is achieved which is
comparable to that of the latest DRAM. In conclusion the new
L-SEM architecture enables high-speed write operation and, by
optimising the tunnel junction configuration. it is possible to
achieve a write time shorter than 10 nsec.
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Discussion on Offset charge effects
In this final section, we discuss the offset charge effects in the
L-SEM cell. We have so far constdered an ideal memory system
without any fi-acttonal  background charge. However. charged
defect states at  silicotioxtde  interfaces are more or less
inevitable in the real device structures, which may cause senous
effects on the memory operations. From the stand-point of
memory design, the most crucial effect of the offset charge IS
uncontrollable change in the critical voltage. If the offset charge
on each island varies in a random manner, the critical voltages
of the MTJs in the memory army are also scattered completely,
and there will ‘be a fume probabthty that the CB of the MTJ 1s
broken and the stored data cannot be retamed m some memory
cells. In these circumstances. a new ctrcutt operanon which IS
independent of background charge IS necessary [6].
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However. a densq of interface defects achteved m recent siltcon
process  technologtes is typically of the order of IO“‘cm”.
whtch results tn. at most. only a few defects over the core MTJ
area of the single L-SEM-cell. As long as the offset charge IS
mduced by those few defects. the offset charges on the islands of
the MTJ are not random but there should be a certain correlation
among them. To make clear it. we have conducted a preliminap
simulation for the L-SEM system with a single defect charge
70introduced. The defect is assumed to be located in 2 nxn distance
from the chain of the islands. and is moved parallel to the chain
(see Fig. 10).
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.Figure 11 shows the defect position dependarce of the charges
induced OD each island. The capacitance parameters between the
defect and islands were obtained from these results. In the
single-electron circuit simulations, the single  defect IS m0deIled
as an extra n0de with a smgle negative charge, -e, on it. The
position-dependent capacitance parameters were then inmxiuced
to the equivalent circuit as addihonal capacitances. Simulations
for the I-V characteristics were repeated  by moving a single
defect charge from the one edge to the another of the MU. The
critical voltages taken  from the I-V chatacteristlcs were plotted
in Fig. 12 as a function of defect position.
Statistical analysis was  perf0rmed on these results: the
distribution of the upper critical voltages was plotted in Fig.
13. The entire distribution looks like a Poisson distribution
with a main peak which is slightly below the original critical
voltage of 0.2 V. It should  be ooted that distribution has a tail
towards the larger voltage regime. but no fmite probability IS
seen around zero critical voltage. This means that blockade’state
is always maincliaed m&p&ent of defect positions. This is
because many of the tunnel junctions m the MTJ can act to
provide a good blockade even though  s0me of the tunnel
junctions close to the defect are broken.
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In addition. a well defined main peak in the distribution still
enables us to work m the same manner as that for an ideal
system. This IS indeed a big advantage of the MTJ compared
with a single tunnel junction in which the blockade is
detemuned  only by one tunnel junction. Therefore. as long as
the number of the charged defects in one cell is kept smaller
than the number of the tunnel junction in the MTJ. the L-SEM
structure is robust for offset charge problems. These
considerations are  deplcted in Fig. 14. In this figure a solid line
represents &f&t densities which provide one defect per one
island area of the MTJ. Ttus indicates that the MTJ with istand
size as small as a few manometre satisfies thus criterion. and the
L-SEM with such MTJs can operate without having special
circuit arrangements.
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Fig. 14 The shaded region represents rhe  condltron  in which the L-
SEM  with rhe MTJ work despite the charged dejects.  .4bove rhe
boundary a diferenr offsergharge-free circurr scheme 1s required.
Conclusion -c
New L-SEM cell design and architecture based on the MTJ were
presented for use as a high-speed RAM. A unique few electron
operation scheme was shown by conducting  single-elecuon
circuit simulations, and a higb-speed write  opetanon was
demonsXr&d with a charging/diiharging time shorter than 10
nsec. The robusmess of the L-SEM was also discussed in terms
of the offset charge issue.
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